Large-area electronics is becoming an embedded part of structural elements such as automotive and architectural glasses. In this paper, the effect of glass-lamination-based fabrication process on the electrical performance and production throughput yield (TPY) of printed conductive wires and surfacemounted (SMD) connectors on polyethylene terephthalate (PET) carrier film was investigated by measuring their electrical conductivity after lamination. Based on the experiments, lamination decreases the production yield of conductive wires and connectors due to broken wires or dislocated connectors, especially if they are located close to the corners of the laminate. On the other hand, lamination was observed to improve the electrical conductivity of wires. In addition, some potential failure mechanisms are discussed.
I. INTRODUCTION
T HE recent development in the field of material and manufacturing technology has enabled completely new means for manufacturing processes of electronics [1] - [3] . Printing techniques that have already existed since the printing revolution in 1440s Germany [1] have recently been found as a very promising method to fabricate thin, flexible, and deformable large-area electronics [1] - [4] . Printed electronics offers many benefits over more traditional, silicon-based rigid electronics. Manufacturing printed electronics additively induces less waste material, making it a more environmentally friendly and inexpensive manufacturing method. As a manufacturing method, it is also applicable to fabricate electronics in large volume rates efficiently, which allows manufacturing large-area and lightweight devices such as paper-thin displays, which require a large number of components [1] - [5] . Printed electronics does not completely replace silicon-based electronics; however, it opens new possibilities for disposable low-cost electric applications such as printed organic Manuscript light-emitting diodes (OLEDs) used in display technologies or organic photovoltaic cells (OPVs) used in photovoltaic energy harvesting [1] , [6] , [7] . As part of the development, implementation of electronics inside of glass-laminate structures as embedded components has become a reality. This has become a considerable application for the productions in the fields of automotive and architecture industry. Integration of printed electronics inside the laminated glass utilizes the latest know-how of materials and manufacturing technologies. In this approach, not only electronics' components are covered by glass, but also they are embedded as a solid part of the glass laminate, making it different from the conventionally glass-protected devices such as solar panels or displays. Embedding components as a solid part of the laminate is beneficial as the laminate offers protection against mechanical stresses by dividing mechanical forces into larger areas [8] . Another benefit from glass lamination is improved thermal conductivity due to the higher heat transfer coefficient of intermediate material [9] . The maturity level of the technology is relatively low, and thus the knowledge about the optimal materials, manufacturing parameters, and their influence on production yield, quality, products' lifetime, and performance is limited. In order to get a better understanding of the influence of the lamination on printed electronics and to find reasons for systematic failures and to evaluate throughput yield, an electrical functionality test is required for glass-laminated electronics. It is also worth mentioning that this know-how helps to optimize and develop the massmanufacturing technologies for these types of products.
Reliability analysis of printed electronics has been intensively conducted over the past years [10]- [16] , but similar analysis for glass-laminated printed electronics has just initiated [17] . Previously published results focus on the aspects relevant to surface-mounted (SMD) LED on a plastic carrier film. Those experiments show that lamination causes significant thermomechanical stress to laminated electronics and thus has an influence on the electronics properties and production yield. In this paper, the electronics testing experiments were done to understand the influence of the lamination on the electrical characteristics of printed conductive wires (with and without SMD connectors) and to the production yield of them.
II. MATERIALS AND METHODS
Experimental verification and analysis were performed for ten identically processed glass laminates with ten different conductive wire patterns to obtain a reasonable number of statistical data for valid yield analysis. In addition, two different 2156-3950 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. variants of the test samples were analyzed as a reference. The more detailed features of these samples are described in this paper.
A. Specifications of the Used Materials
Three different variants of laminated test samples with the same conductive wire pattern were fabricated and analyzed. Type-1 samples are laminated in a glass containing screenprinted conductive wires with ten different patterns on PET and SMD connectors (A1-A10). Type-2 samples are used as a reference for the laminated samples. They are equal with the sample type 1, but they are not laminated (B1). Type-3 samples are equal to sample type 2 with an exception that it does not have SMD connectors (B2). These reference samples are used to distinguish the influence of the connectors on the electrical characteristics of the laminates (see Fig. 1 ). Technical details of the used materials are summarized in Table I .
B. Layout of the Test Patterns
The layout of the test pattern was designed to investigate the effect of physical dimensions of the wires on the production yield. In addition, three SMD connectors were added on PET before lamination to get yield data of connectors with standardized interfaces.
All the tested samples (A1-A10 and B1 and B2) were based on the same conductive wire design. Each sample contained ten silver trace patterns (I-X) with different pitches (0.5, 1, 1.27, and 2.54 mm) and line widths (0.3, 0.5, 0.6, and 1 mm). The number of conductive wires varied between 6 and 40 wires. The key technical parameters of each pattern are shown in Table II , and the photograph of the laminated test structure is shown in Fig. 1 .
C. Fabrication Process of Laminated Electronics
In this concept, the laminate fabrication process has three main phases: 1) printing of the conductive wires; 2) assembling and bonding discrete connectors on the substrate; and 3) laminating the film into the glass. The used materials are summarized in Table I. Conductive wires were rotary screen-printed on flexible plastic substrate (PET, thickness 125 μm) in a roll-toroll (R2R) process with proper heating-based posttreatment. After the printing, three different types of connectors were assembled and bonded with wires on top of the PET. Before the bonding, the roll with conductive wires was cut to the sheets including ten different patterns shown Fig. 1 . First, bonds of the connectors were done with UV-curable support epoxy, which prevents the connectors from moving and possibly breaking the isotropically conductive adhesive (ICA) bond and causing, i.e., a short circuit. Second, the conductive bond was done by dispensing an ICA adhesive on the pins of the connectors. ICA is heat-cured after assembling. Before laminating the PET, an additional smaller piece of PET was added on top of the conductors for samples I, V, and X to prevent any damage on them during the lamination at the edge of the glass. Each sheet was laminated inside the glass utilizing the PVB lamination process. In the lamination, the PET was assembled between PVB and glass sheets. Deairing of the laminate stack is done through a silicon tube and then baked in autoclave in gradually increased temperature (∼130 • C) and pressure (up to 9 bar). Laminates were cooled down to the ambient temperature before actual yield testing.
D. Number of Samples and Their Identification
In total, ten glass laminates (A1-A10) were measured as the test sample, while only one piece of each reference sample (B1 and B2) was characterized. Each sample had ten different conductive wire patterns identified with Roman numerals I-X (See Fig. 1 ). The pattern identification with dimensional parameters of patterns is summarized in Table II. Patterns II-IV have also a section in which the width and pitch of the conductors are narrowed. These dimensions are matching with the dimensions relevant to commonly used SMD components such as LEDs and regulators; thus, the resistance characteristics of conductors in pattern III are not directly comparable with the conductive wire with the same lengths in pattern IX even though their cross-sectional area (defining the resistance) equals.
E. Resistance Measurements
The resistance of each conductive wire in all patterns and sample types was measured four times to minimize the errors caused by the manual measurement. Digital multimeter devices (Mastech MS 8229 and Fluke 70 III) were used in these experiments. Galvanic contact of the multimeter probes to conductors was achieved on the edge of the PET film, which is remaining outside the laminate.
F. Optical Coherence Tomography Measurements
Nondestructive structural characterization method, so-called optical coherence tomography (OCT), was used in this paper to evaluate structural changes caused by lamination and find reasons for the observed features of laminated electronics. OCT is widely used in (bio)medical measurements [18] , [19] , but the same technology has also been utilized in industrial applications [17] , [20] - [27] , including the electronics quality inspection and reliability analysis [17] , [22] . Briefly described, OCT is a light-based imaging method in which backscattered intensity profiles are recorded, and typically, by lateral scanning of a probing beam, cross-sectional images are composed. The lateral and the axial (depth) resolutions of the used OCT (Hyperion, Thorlabs Inc.) are 8 μm and 5.8 (in air), respectively.
G. Profilometer Measurements
Surface topology measurements of printed conductive wires were performed to determine the cross-sectional area of printed patterns and to evaluate the printing quality. Optical profilometer (Bruker Contour GT-K0) was used in this paper.
H. Pareto Analysis
Pareto analysis, also known as the 80/20 method, is a statistical tool for quality management to identify relations between causes and their effects on results. The basic principle of the method is that 20% of all causes explain 80% of all results. The benefit of Pareto analysis is to identify causes that have the most impact. When the most impactful cause has been identified, it can be modified to improve the results [28] , [29] . In this paper, Pareto analysis was utilized to understand and identify the causes of catastrophic failure in printed conductors.
III. MEASUREMENT RESULTS

A. Functionality After Lamination
The production yield for the test samples (A1-A10) was analyzed utilizing yield analysis by measuring the resistance of the printed wires of each pattern after lamination. The resistance values of nonlaminated samples (B1 and B2) were used as a reference. The failure criteria of conductive wire were set so that if the absolute value of measured resistance had increased more than 100% from the initial resistance value (which depends on the physical measures of wires), it is considered as failed. The yield analysis was defined pattern by pattern (I-X) for each printed wire, and obtained results are summarized in Table III . Except for sample A3, which had very low yield (expected to be random fail), the production yield characteristics for laminated wires were coherent. (Sample A3 looks good in visual inspection.) In case failure of the conductor was detected, the resistance was over the measurement range of used multimeter device. This type of phenomenon is referred to as a catastrophic failure in electronics yield analysis. Excluding the laminate A3 from the analysis, patterns III and IX had 100% yield, which is crucial in industrial-scale production of these types of laminated electronics. Fig. 2 shows that the production yield of printed conductors decreases when the width is decreasing. In case the width is 1 mm, the yield was found to be almost 100%, while the values for narrower wires were below 90%. However, it is worth mentioning that all showed yield values for each pattern are not fully comparable because their pitches are not equal, location in laminate differs, and the number of wires is different. For example, the lower yield of patterns with SMD connectors (I, V, and X) can be partially explained by their narrow width (0.3 mm).
The location of the pattern in the laminate has an influence on the production yield. Once the pattern is too close to the corners of the laminate (I and X), the yield of functional wires is reduced. However, those patterns in the corner have SMD connectors (narrow line width), and thus unambiguous conclusions about the effect of location on production yield require further verification.
B. Relative Resistance Changes of Laminated Wires
In order to evaluate the influence of lamination process on the conductivity of printed wire on PET, the resistance characteristics of functional wires were further analyzed. Since the conductive wires in each pattern (I-X) vary, the relative changes of resistance were determined to get comparable values. The relative change of resistance (R i /R 0 ) for laminated wires was calculated by dividing the measured resistance of laminated conductors (R i ) with reference resistance (R 0 ) of the same patterns of samples B1 and B2. Obtained results are summarized in Fig. 3 . Lamination process was observed to improve the conductivity of printed wires. This phenomenon is also observed in other studies [30] , [31] . Performed curing is not ideal in R2R process due to shorter curing time and lower temperature than the manufacturer recommends. In addition, the pressure during the lamination is also expected to improve the percolation of metal particles, resulting in the improved conductivity of the printed wire [30] , [31] . The improvements for the conductors without SMD connectors (II-IV, VI-IX) were 9% in average and 18%, respectively, for the wires with SMD connectors (I, V, X).
In addition, the measurement results show that SMD connectors (B1 type) decrease the resistance by about 20% in contrast to the wires without connectors (B2 type).
C. Absolute Resistance Characteristics of Laminated Wires
The absolute resistance of printed conductors depends on many variables such as physical dimensions (width, thickness, length), printing and annealing parameters, and lamination. Two different and representative patterns (V, VI) were analyzed. Pattern V represents a sample with SMD connectors, while pattern VI is a pattern without connectors. The higher the wire ID, the shorter is the conductor (V.1 is longer than V.2). Obtained results are shown in Figs. 4 and 5 .
Based on the theory, the resistance of a conductive wire is linearly proportional to the length of it (assuming that cross section is constant) [32] . This characteristic is greatly supported by the experimental results obtained from both patterns ( Figs. 4 and 5 ). However, due to the fact that the physical dimensions of the wires in patterns VI and V are different, their absolute resistance values vary.
Knowing cross-sectional area (A) (measured by optical profilometer), length (L), and absolute resistance of the conductor (R), the electrical resistivity (ρ) can be calculated by the following equation:
The cross-sectional area of wires of sample B2 in pattern VI.9 was measured to be 4.5e −3 mm 2 ; the length of the corresponding wire was 163.6 mm. Thus, the resistivity of the printed silver wire is 3.9e −7 m. The value agrees with the specified volume resistivity of 4e −7 m for Asahi LS-411AW. Since the measured resistance is linearly proportional to the length of wire (Fig. 5 ), resistivity is similar in all the printed wires of the pattern. Assuming that lamination does not significantly influence on the physical dimensions of the wires, the resistivity of laminated conductors is 3.5 e −7 m.
D. Inspection of Structural Changes Caused by Lamination
Resistance measurements are appropriate to characterize production yield of laminated conductors, but they do not provide much information about the causes for the observed results. Thus, additional structural analysis of the laminates was done using visual inspection and OCT analysis. The observed key findings are briefly summarized in this section.
All the laminates look visually good, and there are not any cracks on glass. Some excess PVB on the edge of the laminate was observed. Due to the fact that part of the PET is outside the glass laminate, printed silver traces are oxidized Results of Pareto analysis for causes that leads to catastrophic failure in the printed conductors and affecting the production yield. Conductor broken due graze (CBG); tilted connector (TC); conductor broken due delamination (CBD); failures at component assembly and bonding (FAB); oxidation of conductor (OC); bad printing quality (BPQ).
(slightly brownish color) and partially detached from PET during the lamination. Visual inspection also reveals that some of the SMD connectors are dislocated during the lamination, thus having an impact on the yield of those patterns (I, V, and X).
Further OCT characterization was done in the regions on the proximity of SMD connectors. As shown in Fig. 6 , the PET film is bent, explaining the distorted light reflections from these areas. This is naturally modified by the thermomechanical stress distribution caused by lamination, and thus probably influencing on the yield of those patterns. However, further analysis and thermomechanical stress simulations are needed to confirm this observation.
E. Pareto Analysis
Results of Pareto analysis are shown in Fig. 7 . The results are based on the failures of each pattern per laminate. The only exception is the failure mechanism, which involves a connector. In case failure involves a connector, the results are based on patterns I, V, and X. According to the analysis, most of the catastrophic failures in the samples can be explained by a broken conductor due graze (CBG), which occurred unsystematically in different patterns and had a count of error (COE) of 37. The second most impactful cause for failures was a tilted connector (TC). Tilting was most common at both edges of the laminate. COE for the tilted conductor was 18. The third most impactful cause for failures, of which COE was 8, was a broken conductor due to delamination (CBD). Delamination also occurred unsystematically in different laminates as well as the grazes on the conductor. Other causes for failures such as oxidation of conductor (OC), failures at component assembly and bonding (FAB), and bad printing quality (BPQ) had COE count of 0.
IV. DISCUSSION
The production yield of each pattern varies depending on their properties (see Fig. 2 ). Printing and assembling the component can also act as a source for variations of production yield. In this paper, conductors and component assembly were tested before the lamination; hence, the effect of production to TPY can be excluded.
The patterns with the SMD connectors have a lower yield, which is problematic because they are favorable for many applications due to the better electrical conductivity. In addition, SMD connectors have standardized interfaces making them more compatible with other electronics. The reason for lowered yield can be partially explained by the high number of wires, smaller width of them, and therefore lower tolerance for inaccuracies. Tension and consequent bending of PET due to stress at SMD connector during the lamination process may also affect electrical functionality and lower the yield. Although this kind of tension affects the yield, it does not completely explain the catastrophic failures in conductors and, according to earlier articles, it is possible to reduce the impact of this type of tension to conductor's condition by growing the thickness of the conductor, which on the other hand decreases its durability to cycling bending [33] , [34] . Another solution for lowering the tension could be to modify the process parameters by lowering temperature, thus lowering thermal stress [35] . In addition, patterns I and X were at the proximity of the corner of the laminate where the thermomechanical stress in the lateral direction is expected to be the highest during the lamination, thus having increased risk for dislocated connectors. However, the reasons for the decreased yield of the conductor patterns with the SMD connectors require further investigation.
In all of the cases, the average conductivity of patterns (I-X) was observed to be increased by the lamination. It is worth mentioning that in the case of SMD connectors, conductivity improvement of the patterns was even more than without them. That can be explained by the fact that the conductors of the connectors have much higher conductivity than printed wires. Once the connectors are mounted on the surface, part of the printed conductors is bypassed with better conductive wires, reducing the absolute value for measured resistance.
According to the Pareto analysis, the most impactful cause for critical failures in the samples was the grazes on the conductors outside of glass lamination that was most likely independent of the process. The grazes were most likely caused by a sharp object or sharp edge, which should not be the case in the lamination process. Hence, grazes most likely occur during transportation, preservation, or measurements. Therefore, even if the lamination causes thermomechanical stress and creates challenges especially when using SMD components, the process itself may not be that harmful to conductors and may even be rather beneficial due to the improved thermal and electrical conductivity. Still, using SMD components inside a glass laminate requires additional designing due to thermomechanical stresses, which are expected to be the highest at the corner of the glass laminate and causing dislocated components.
From laminated electronics commercialization point of view, the lifetime of the products is important. The lamination process itself is expected to have a significant impact on electronics lifetime. However, this paper does not reveal the aspects of long-term reliability of laminated electronics, and thus further research is needed.
V. CONCLUSION
According to this paper, printed electronics lamination inside the glass is possible. Knowledge gained about the failure mechanisms from the Pareto analysis can be utilized to improve electronics design, material selection, and process optimization in order to obtain a high electrical functionality and production yield. Lamination was also observed to improve the electrical conductivity of printed conductors. In order to make justified design rules and manufacturing guidelines for these types of products, further studies are required. However, gained expertise is expected to accelerate the commercialization of glass laminated electronics, for example, in the automotive industry and as architectural elements.
